Accelerators
Last updated
Was this helpful?
Last updated
Was this helpful?
- ETH Parallel Computing lab
- A programming language for generating FPGA Predictable Accelerator Design designs. It uses affine types to reason about memory use and drastically reduces the parameter space of architectural parameters while accepting Pareto-optimal designs
- A system for automatically compiling data-parallel programs into statically scheduled, streaming hardware circuits.
- An Architecture-Level Energy Estimation Methodology for Accelerator Designs