Processors
Last updated
Was this helpful?
Last updated
Was this helpful?
Everything about processors
- A small, light weight, RISC CPU soft core
- A tiny Open POWER ISA softcore written in VHDL for FPGAs
- OpenPiton is an open source, general purpose, multithreaded manycore processor. It is a 64-bit architecture using SPARC v9 ISA with a distributed directory-based cache coherence protocol across on-chip networks
- A Size-Optimized RISC-V CPU
- ORCA is an implementation of RISC-V. It is intended to target FPGAs and can be configured as either RV32I a RV32IM core.
- PULPino is an open-source single-core microcontroller system, based on 32-bit RISC-V cores developed at ETH Zurich. PULPino is configurable to use either the RISCY or the zero-riscy core.
- Icicle is a 32-bit RISC-V system on chip for iCE40 HX8K, iCE40 UP5K and ECP5 FPGAs. It can be built with the open-source SymbiFlow toolchain and currently targets several development boards.
- The Berkeley Out-of-Order Machine (BOOM) is a synthesizable and parameterizable open source RV64GC RISC-V core written in the Chisel hardware construction language.
- Open-source RISC-V CPUs from Bluespec
- RISCY is an in-order 4-stage RISC-V RV32IMFCXpulp CPU
- FPGA-friendly RISC-V implementation written in SpinalHDL
- opensouce RISC-V implemented from scratch in one night!
- Ariane is a 6-stage, single issue, in-order CPU which implements the 64-bit RISC-V instruction set. It fully implements I, M, A and C extensions
- Minerva is a CPU core that currently implements the RISC-V RV32IM instruction set. Its microarchitecture is described in plain Python code using the nMigen toolbox.
- BlackParrot aims to be the default Linux-capable, cache-coherent, RV64GC multicore used by the world.
- RISCV RV32I[M] Soft CPU
- Educational microarchitectures collection for risc-v isa
- The Berkeley Out-of-Order RISC-V Processor.
- RISC-V Out-of-Order Superscalar Processor
- Generate RISC V Cores for different configurations
- Visualize instruction flow through registers
- Centralised information about CPU μarch design such as caches, buffers, instruction width, etc
- The sandsifter audits x86 processors for hidden instructions and hardware bugs, by systematically generating machine code to search through a processor's instruction set, and monitoring execution for anomalies.
- To define and promote open specifications to enable multicore product development.